Vendor: Xilinx, Inc. Category: Single-Protocol PHY

10 Gigabit Ethernet PCS/PMA (10GBASE-R)

Included at no additional charge with Vivado® software Xilinx provides the 10 Gigabit Ethernet PCS/PMA (10GBASE-R) IP core with i…

Contact Provider Request Datasheet

Overview

Included at no additional charge with Vivado® software

 

Xilinx provides the 10 Gigabit Ethernet PCS/PMA (10GBASE-R) IP core with integrated serial interface to ensure first time success in your design.

The 10 Gigabit Ethernet PCS/PMA (10GBASE-R) is a no charge Xilinx LogiCORE which provides a XGMII interface  to a 10 Gigabit Ethernet MAC and implements a 10.3125 Gbps serial single channel PHY providing a direct connection to a XFP using the XFI electrical specification or SFP+ optical module using SFI electrical specification. This optical module can be connect to a 10GBASE-SR, -LR or –ER optical link.

The demand for 10G Ethernet is being driven in the data center as internet data traffic continues to grow. LAN application include Storage Area Networking (SAN), aggregation of 1G Ethernet links, and switch to switch links in the data center, equipment room or in different buildings.

NOTE:  For UltraScale+ device support, refer to the 10G/25G Ethernet Subsystem

Key features

  • Designed to 10-Gigabit Ethernet specification IEEE 802.3-2012 clause 49
  • 1588 hardware timestamping support available through AXI 10G Ethernet IP
  • Optional Management Data Interface (MDIO) interface to manage PCS/PMA registers according to specification IEEE 802.3-2012 clause 45
  • Supports LAN mode only
  • SDR XGMII interface connects seamlessly to the Xilinx 10G Ethernet MAC
  • Implements 64/66 Decode/Encode Scrambler/Descrambler, Gearbox, and Test Pattern Generator/Checker in GTH silicon
  • A 64-bit or 32-bit data width option is available for the 10GBASE-R standard.

Specifications

Identity

Part Number
10 Gigabit Ethernet PCS/PMA (10GBASE-R)
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Single-Protocol PHY IP core

Designing with Virtex-5 Embedded Tri-Mode Ethernet MACs

In this article, we’ll review the feature set of Ethernet MAC blocks in Virtex-5 devices. We’ll also describe the differences between Virtex-5 and Virtex-4 FX Ethernet MACs, illustrate some potential applications, and describe how to use standard Xilinx tools to integrate an Ethernet MAC into your design.

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is 10 Gigabit Ethernet PCS/PMA (10GBASE-R)?

10 Gigabit Ethernet PCS/PMA (10GBASE-R) is a Single-Protocol PHY IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP