Vendor: Sunplus Technology Co., Ltd. Category: Single-Protocol PHY

10/100 Ethernet PHY, TSMC 28nm HPC+

-10 100ETHERNET-T28HPCP18 is a single-port DSP-based Fast Ethernet Transceiver.

Overview

-10 100ETHERNET-T28HPCP18 is a single-port DSP-based Fast Ethernet Transceiver. It contains all the active circuitry required to convert data stream to and from a Media Access Control (MAC) and from and to
the physical media. It supports 100Base-TX and 10BASE-T networks over twisted-pair cable in full-duplex or half-duplex mode. Both the Media Independent Interface(MII)
and Reduced Media Independent Interface (RMII) are supported.

Key features

  • TSMC 28nm CMOS Logic High Performance Compact Mobile Computing Plus
  • Power Supply: 0.9V, 1.8V and 3.3V
  • Metal Stack Option:1P8M5X2Z with RDL
  • Operating Temperature: -40oC~125oC
  • Fully IEEE 802.3 10/100 Base-TX compliant and supports EEE
  • Integrated MDI termination resistors
  • Supports MII and RMII interfaces
  • Design for Testability with extensive testability feature and 95% fault coverage
  • Programmable loopback mode for diagnostic
  • Supports programmable LED output for different applications and power on LED Self-Test
  • Supports 24M/25M/27M/50M REFCLK clock sources
  • Supports WOL (Wake-On-Lan) functionality

Silicon Options

Foundry Node Process Maturity
TSMC 28nm 28nm 280 nm

Specifications

Identity

Part Number
SP-10_100_ETHERNET-T28HPCP
Vendor
Sunplus Technology Co., Ltd.
Type
Silicon IP

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is 10/100 Ethernet PHY, TSMC 28nm HPC+?

10/100 Ethernet PHY, TSMC 28nm HPC+ is a Single-Protocol PHY IP core from Sunplus Technology Co., Ltd. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP