1.8GHz Analog PLL for Spread Spectrum Clock Generator IP
1.8GHz analog phase-locked loop (PLL) IP for a spread spectrum clock generator (SSCG) using TSMC's 28nm HPC+ (High-Performance Compact Plus)
Overview
The AT28_PLL0001SG1P8G18V1B is a 1.8GHz analog phase-locked loop (PLL) IP for a spread spectrum clock generator (SSCG) using TSMC's 28nm HPC+ (High-Performance Compact Plus) process technology.
Operating Condition
| Parameter | Min | Max | Unit |
|---|---|---|---|
| Operating Voltage (AVDD) | 1.62 | 1.98 | V |
| Operating Voltage (VDD) | 0.935 | 1.08 | V |
| Junction Temperature | -40 | 125 | °C |
| Input Clock — Duty | 30 | 70 | % |
| Input Clock — Rise/Fall time | - | 0.2 | ns |
Key features
- Includes a loop filter
- VCO operating range: 900MHz to 1800MHz
- Output frequency range: 900MHz to 1800MHz
- Input frequency range: 12MHz to 192MHz
- Multiplying (output frequency/phase frequency detector (PFD) frequency)
- 60 to 120
- Divider
- 7-bit feedback divider and 3-bit input divider
- Power-down mode
- Multiple outputs with post-divider
- SSC function available
- spread type: center/down
- modulation frequency: 3kHz to 30kHz
- modulation depth: 1% to 3% (peak-peak)
- Standby (STBY) sequence is constraint-free
- Process: TSMC 28nm HPC+
Block Diagram
Benefits
- Including Loop-filter
- VCO operating range : 900MHz - 1800 MHz
- Output frequency range : 900MHz – 1800 MHz
- Input frequency range : 12MHz - 192MHz
- Multiplying (Output freq. / PFD freq.) : 60 - 120
- Divider
- 7bit feedback divider and 3bit input divider
- Power-down Mode
- Multiple outputs with post-divider
- SSC function available
- spread type: center / down
- modulation frequency: 3kHz – 30kHz
- modulation depth : 1% – 3% (peak-peak)
- STBY sequence is constraint-free
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 28nm | HPC+ | Available on request |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about PLL IP core
Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs
Renesas Partners with Indian Government to Drive Innovation Through Startups and Industry-Academia Collaboration, Strengthening India’s Semiconductor Ecosystem
Renesas Completes Acquisition of Altium
Industry's First General-Purpose 32-bit RISC-V MCU Core Expands Design Freedom
Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
Frequently asked questions about PLL IP cores
What is 1.8GHz Analog PLL for Spread Spectrum Clock Generator IP?
1.8GHz Analog PLL for Spread Spectrum Clock Generator IP is a PLL IP core from Renesas listed on Semi IP Hub. It is listed with support for tsmc Available on request.
How should engineers evaluate this PLL?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.