Safeguard your FPGA system with a secure authenticator
Michael D'Onofrio, Maxim Integrated
embedded.com (November 23, 2014)
In the 21st century counterfeiters increasingly target electronic devices because the profit from selling copied electronics can be very rewarding. Furthermore, certain types of electronic components like FPGAs—and especially their attached peripherals/subsystems—can be relatively easy to copy. Consequently, all too often end users cannot be sure that they are using genuine OEM equipment. This can be quite disappointing when the end user encounters substandard counterfeit devices, items that break down easily or do not work properly. But perhaps more gravely, consider the implications of using a substandard or inaccurately calibrated surgical device. This can be deadly.
What about OEMs who see parts of their products being counterfeited? OEMs face revenue loss when their goods are counterfeited in the market. This phenomenon is not limited to emerging markets. Indeed, the supply chains for many electronic goods stretch worldwide, so counterfeit goods can find their way into virtually any supply chain.
This article outlines the general problems that counterfeiters pose for OEMs and end customers. It then turns to FPGA systems and explains how OEM system designers can address their concerns about the counterfeiting of FPGAs. Designers can secure their FPGA bitstream, protect IP, and prevent attached peripheral counterfeiting through use of secure authentication ICs that implement a SHA-256 or ECDSA algorithm.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- SHA-256 IP
- SHA256 Encoder and Decoder
- HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface
- HKDF/HMAC/SHA-256/SHA-512, SHA-256 IP Core with Extended Functionalities
Related Articles
- Anti tamper real time clock (RTC) - make your embedded system secure
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
- Embracing a More Secure Era with TLS 1.3
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks