ZeroPoint on the benefits of AI-MX at FMS 2025
Last month, at the Future of Memory and Storage Conference, Nilesh Shah talked about ZeroPoint’s hardware-accelerated memory optimization solution for foundational model workloads: AI-MX.
Related Semiconductor IP
- High-Performance Memory Expansion IP for AI Accelerators
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
Related Videos
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Ask the Experts: AI at the Edge
- Scaling Performance In AI Systems
- Podcast: BrainChip’s IP for Targeting AI Applications at the Edge
Latest Videos
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors