ZeroPoint on the benefits of AI-MX at FMS 2025
Last month, at the Future of Memory and Storage Conference, Nilesh Shah talked about ZeroPoint’s hardware-accelerated memory optimization solution for foundational model workloads: AI-MX.
Related Semiconductor IP
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
Related Videos
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- The Future of AI Scale-Up: Latest Advancements in UALink Technology
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Ask the Experts: AI at the Edge
Latest Videos
- Cadence UCIe at 64 GT/s in Silicon: Why It Matters for Your Next Chiplet Design
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs