LLMs On The Edge
Nearly all the data input for AI so far has been text, but that's about to change. In the future, that input likely will include video, voice, as well as other types of data, causing a massive increase in the amount of data that needs to be modeled and the compute resources necessary to make it all work. This is hard enough in hyperscale data centers, which are sprouting up everywhere to handle the training and some inferencing, but it's even more of a challenge in bandwidth- and power-limited edge devices. Sharad Chole, chief scientist and co-founder of Expedera, talks with Semiconductor Engineering about the tradeoffs involved in making this work, how to reduce the size of LLMs, and what impact this will have on engineers working in this space.
Related Semiconductor IP
- NPU IP Core for Edge
- NPU
- RISC-V-Based, Open Source AI Accelerator for the Edge
- NPU IP for Embedded ML
- NPU IP
Related Videos
- MIPS on the RISC-V Shift: ‘Physical AI Is Agentic AI at the Edge’
- Ask the Experts: AI at the Edge
- Podcast: BrainChip’s IP for Targeting AI Applications at the Edge
- Weebit Nano on why the next NVM is ReRAM
Latest Videos
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology