Use compression where it's never gone before: A/D and D/A converters
Al Wegener, Samplify Systems LLC
May 12, 2006 (9:23 AM)
Compression is the science of making data representations smaller, in order to decrease the data's bandwidth and storage requirements. Compression applications are everywhere: in computers (WinZip and PKzip), digital still cameras (JPEG), video applications (MPEG), telephone modems (V42.bis), cellular telephones (RPE-LPC, Qualcomm QCELP, GSM/2), and in consumer audio players (MP3, WMA, Real) and video devices (DVD, HDTV). In all of these applications, the benefits of compression were instrumental in bringing new kinds of products and services to market.
Each of the aforementioned applications has adopted one or more compression techniques to reduce the number of bits needed to represent the particular data type. Each compression technique uses a priori knowledge of the statistics of the input data, and the desired quality of the decompressed data, to craft market-specific compression solutions.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Articles
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- VitaLLM: A Versatile and Tiny Accelerator for Mixed-Precision LLM Inference on Edge Devices
- AceleradorSNN: A Neuromorphic Cognitive System Integrating Spiking Neural Networks and Dynamic Image Signal Processing on FPGA
Latest Articles
- FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity
- MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
- Analog Pin Directionality as an Exfiltration Attack Surface in Mixed-Signal ICs
- SIMT-Aware Lockstep Verification and Functional-Coverage Closure Methodology for an Open-Source RISC-V GPGPU: A UVM 1.2 Environment
- Efficient Hardware Information-Flow Tracking for Pre-Silicon Security Testing