Use compression where it's never gone before: A/D and D/A converters
Al Wegener, Samplify Systems LLC
May 12, 2006 (9:23 AM)
Compression is the science of making data representations smaller, in order to decrease the data's bandwidth and storage requirements. Compression applications are everywhere: in computers (WinZip and PKzip), digital still cameras (JPEG), video applications (MPEG), telephone modems (V42.bis), cellular telephones (RPE-LPC, Qualcomm QCELP, GSM/2), and in consumer audio players (MP3, WMA, Real) and video devices (DVD, HDTV). In all of these applications, the benefits of compression were instrumental in bringing new kinds of products and services to market.
Each of the aforementioned applications has adopted one or more compression techniques to reduce the number of bits needed to represent the particular data type. Each compression technique uses a priori knowledge of the statistics of the input data, and the desired quality of the decompressed data, to craft market-specific compression solutions.
To read the full article, click here
Related Semiconductor IP
- Secure Boot Loader
- Memory Subsystem
- 4/8-bit mixed-precision NPU IP
- Compiler-centric single-core LPU
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
Related Articles
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- CD-PIM: A High-Bandwidth and Compute-Efficient LPDDR5-Based PIM for Low-Batch LLM Acceleration on Edge-Device
Latest Articles
- Versat-AI: An ONNX-to-SoC Compiler for Model-Agnostic CGRA Edge Inference
- HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
- Hybrid ASIC-FPAA Fabric for Performance Security Trade-off
- A Centralized Performance Monitoring Architecture for Heterogeneous Multicore SoCs
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection