Use compression where it's never gone before: A/D and D/A converters
Al Wegener, Samplify Systems LLC
May 12, 2006 (9:23 AM)
Compression is the science of making data representations smaller, in order to decrease the data's bandwidth and storage requirements. Compression applications are everywhere: in computers (WinZip and PKzip), digital still cameras (JPEG), video applications (MPEG), telephone modems (V42.bis), cellular telephones (RPE-LPC, Qualcomm QCELP, GSM/2), and in consumer audio players (MP3, WMA, Real) and video devices (DVD, HDTV). In all of these applications, the benefits of compression were instrumental in bringing new kinds of products and services to market.
Each of the aforementioned applications has adopted one or more compression techniques to reduce the number of bits needed to represent the particular data type. Each compression technique uses a priori knowledge of the statistics of the input data, and the desired quality of the decompressed data, to craft market-specific compression solutions.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST