What's The Best Way to Verify Your SSD Controller?
Jean-Marie Brunet, Mentor, a Siemens Business
EETimes (9/26/2017 04:41 PM EDT)
To handle the complexity of hardware and software for advanced SoCs, design teams are employing hardware emulation for full chip functional verification of the controller SoC design as well as for the SoC's firmware.
To satisfy the world’s insatiable demand for data anytime and anywhere, storage devices are rapidly evolving and competition in the HDD and SSD storage arenas is getting fierce. At the heart of SSDs are complex controller SoCs that manage and monitor the integrity of incoming and outgoing data. These controllers also allocate data to a field/array of NAND devices, while monitoring the wear of the NAND to prolong the life of each storage unit. Each controller requires an algorithm and firmware to manage the complexities of writing and reading the various types of flash. That means controller designs not only have increasing hardware complexity, but software as well, and must communicate to a broad number of devices and protocols.
To handle the complexity of hardware and software for these SoCs, design teams are employing hardware emulation for full chip functional verification of the controller SoC design as well as for the SoC’s firmware. When choosing an emulator, teams invariably look at the available options of an in-circuit emulation (ICE) or virtual emulation methodology.
To read the full article, click here
Related Semiconductor IP
- NVMe SSD Controller Platform
- DDR4 / DDR3/ DDR3L / LPDDR4 Memory Controller IP optimized for low latency
- High Throughput and Low Latency Compression Engine For SSD
- NAND Flash Controller
- DDR4/ DDR3 Combo PHY IP - 2400Mbps (Silicon Proven in UMC 28HPC+)
Related Articles
- Metric Driven Verification of Reconfigurable Memory Controller IPs Using UVM Methodology for Improved Verification Effectiveness and Reusability
- Smart way to memory controller verification: Synopsys Memory VIP
- Soft-Decoding in LDPC based SSD Controllers
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience