Soft-Decoding in LDPC based SSD Controllers
Stephen Bates, Senior Technical Director, CSTO, PMC-Sierra
EETimes (12/7/2015 05:04 PM EST)
What happens when that initial decode fails? How soft data can be used to recover data on the SSD.
In the previous article in this series, I talked about how we can control the parameters of Low-Density Parity-Check (LDPC) error correction codes in order to manage the latency associated with reads from a Solid-State Drive (SSD). However, we only looked at the latency associated with a single decode of the LDPC codeword. In this post, we will take a look at what happens when that initial decode fails and how soft data can be used to recover data on the SSD.
Hard and soft data decoding
In October 1948, Claude Shannon published his seminal paper “A Mathematical Theory of Communication,” which kick-started the discipline of information theory. The work in this paper is still used today to determine how good or bad an error correction code is because it defined a performance bound beyond which no error correction code can go. Interestingly for any given channel there exists two bounds, one for decoding using hard data and one for decoding using soft data. A few examples of this are given in Table 1 below.
To read the full article, click here
Related Semiconductor IP
- LunaNet AFS LDPC Encoder and Decoder IP Core
- 5G LDPC Decoder
- NavIC LDPC Decoder
- Flash Memory LDPC Decoder IP Core
- LDPC Intel® FPGA IP
Related Articles
- Practical Considerations of LDPC Decoder Design in Communications Systems
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs