Protocols For The Wide-Area IoT
Emmanuel Gresset, Business Development Director, Wireless Business Unit, CEVA
ECN (10/19/2016)
The internet of things (IoT) will rely on the ability to place sensors anywhere they are needed. The sensors could be embedded in bridges, scattered across the fields of farms or monitoring traffic from streetlights.
Because these sensors will be distributed so widely, there will be many situations where the most efficient way for a device to connect to the Internet is through a direct wireless long distance link rather than through a nearby gateway device using short-range communications.
The ranges of protocols such as 6LowPAN and Bluetooth are generally restricted to 100m or less (although Bluetooth 5 will change this). Ideally, for low power consumption, they typically operate over much shorter distances. For highly distributed sensors in suburban areas or rural sensors this implies a relatively high density of gateways compared to the number of sensor nodes they can serve. For example, the need to install a network of 6LowPAN gateways together with laying the cable to interconnect them would quickly become prohibitive for farmers keen to monitor soil moisture levels and other environmental factors.
To read the full article, click here
Related Semiconductor IP
- Open RAN Platform for Base Station and Radio
- Scalable 5G modem platform
- Scalable Edge NPU IP for Generative AI
- AI SDK for Ceva-NeuPro NPUs
- High-accuracy Sensor Fusion
Related Articles
- Why advanced DSPs running RTOSs are an ideal match for the IoT
- MIPI in next generation of AI IoT devices at the edge
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices