PRODUCT HOW-TO: Hardware IP design reuse made easy with Altium's Innovation Station
By Phil Loughhead, Altium Ltd.
Embedded.com (01/30/09, 09:43:00 PM EST)
The ability to reuse existing sections of designs is like the quest for the holy grail in our design team - something we value highly and dream of finding, but have yet to discover. And if you were to push me to take a position, I used to doubt it would ever be found.
So I'd have to say that I was skeptical when I read statements about design reuse in Altium Designer - "I'll believe that when I see it" were my exact words.
Everyone in the team was already practicing design re-use, we were copying and pasting sections of existing designs " like standard comms or power supply sub-circuits " into our current projects.
But there was no integrity in the copied design, because any number of mistakes could be made during the copy/paste process, and the engineer could and would modify the circuit to suit their idea of a good circuit. That meant it had to be subject to the standard review and triple-check sign-off process.
Embedded.com (01/30/09, 09:43:00 PM EST)
The ability to reuse existing sections of designs is like the quest for the holy grail in our design team - something we value highly and dream of finding, but have yet to discover. And if you were to push me to take a position, I used to doubt it would ever be found.
So I'd have to say that I was skeptical when I read statements about design reuse in Altium Designer - "I'll believe that when I see it" were my exact words.
Everyone in the team was already practicing design re-use, we were copying and pasting sections of existing designs " like standard comms or power supply sub-circuits " into our current projects.
But there was no integrity in the copied design, because any number of mistakes could be made during the copy/paste process, and the engineer could and would modify the circuit to suit their idea of a good circuit. That meant it had to be subject to the standard review and triple-check sign-off process.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Low Power Design in SoC Using Arm IP
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace