Communication Processors March on But 5G Demands Much More
Emmanuel Gresset, CEVA
June 9, 2017
Development is well underway on Gigabit LTE cellular communications systems that promise an order of magnitude increase in data transfer rates and 5G is close behind. Small cell access nodes will form an essential part of both systems but new communications processors are needed to make these a reality.
If there is one thing that the mobile communication revolution has proved it is that people love data. We can’t consume enough of it. And we want to access it across a range of devices in different locations and environments.
This situation has presented network equipment providers and operators with a wealth of business opportunities coupled with an equivalent amount of technological challenges. One way these are being addressed for the current, 4G, generation of devices is through the deployment of small cell radio access nodes such as microcells, picocells and femtocells. In urban areas in developed countries, saturation point is being reached for traditional cellular macrocell base stations due to environmental constraints. Small cells, concealed in lampposts and walls, are becoming the only option here. Tiny and hidden from view, small cells are able to offer similar data capacity to their larger cousins but, owing to lower RF transmit power, provide much smaller areas of coverage and user capacity individually.
To read the full article, click here
Related Semiconductor IP
- Open RAN Platform for Base Station and Radio
- Scalable 5G modem platform
- Scalable Edge NPU IP for Generative AI
- AI SDK for Ceva-NeuPro NPUs
- High-accuracy Sensor Fusion
Related Articles
- Performance Evaluation of Inter-Processor Communication Mechanisms on the Multi-Core Processors using a Reconfigurable Device
- Licensable Processors - More than just design IP
- A 24 Processors System on Chip FPGA Design with Network on Chip
- Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
Latest Articles
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow
- A Heterogeneous Neural Network Accelerator for End-to-End Multitask RF Signal Recognition
- Hardware-Software Co-Design for Float16 On-Device Training on RISC-V Single-Core
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge