ADCs in SoCs - Just a placeholder or a vital subsection?
Sachin Gupta, M. Ganesh Raja, Cypress Semiconductor
embedded.com (November 16, 2013)
Analog to Digital Convertors (ADCs) are omnipresent in most embedded applications. This fact has lead manufacturers of microcontrollers and System on Chip (SoC) architectures to integrate one or more ADCs into their product offerings. In many applications, these integrated ADCs are good enough to replace a dedicated ADC used in the application. Careful selection of a SoC that has an ADC with specifications closely matching the application yields a compact system at a lower cost.
There are many specifications to be taken into consideration while selecting an ADC - resolution, sample rate, noise performance, and power consumption, to name a few. However, in controllers that integrate an ADC, there are other specifications that are worth checking as well. These include CPU overhead, the option to multiplex multiple signals, and flexibility in pin assignment. Thus, evaluating an integrated ADC in an SoC can be a little bit trickier than evaluating an external ADC.
To read the full article, click here
Related Semiconductor IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- Ultra high-performance low-power ADC
- 10-bit SAR ADC - XFAB XT018
- Low-power 8-bit 80 MHz SAR ADC
Related Articles
- Choosing the Best High-Speed ADC for Your SoC
- Getting started in structured assembly in complex SoC designs
- How to manage changing IP in an evolving SoC design
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs