ADCs in SoCs - Just a placeholder or a vital subsection?
Sachin Gupta, M. Ganesh Raja, Cypress Semiconductor
embedded.com (November 16, 2013)
Analog to Digital Convertors (ADCs) are omnipresent in most embedded applications. This fact has lead manufacturers of microcontrollers and System on Chip (SoC) architectures to integrate one or more ADCs into their product offerings. In many applications, these integrated ADCs are good enough to replace a dedicated ADC used in the application. Careful selection of a SoC that has an ADC with specifications closely matching the application yields a compact system at a lower cost.
There are many specifications to be taken into consideration while selecting an ADC - resolution, sample rate, noise performance, and power consumption, to name a few. However, in controllers that integrate an ADC, there are other specifications that are worth checking as well. These include CPU overhead, the option to multiplex multiple signals, and flexibility in pin assignment. Thus, evaluating an integrated ADC in an SoC can be a little bit trickier than evaluating an external ADC.
To read the full article, click here
Related Semiconductor IP
- PVT sensor integrated SAR ADC in 12nm
- 12bit 500Msps High Speed General Purpose SAR ADC IP Core
- 12bit 4Gsps SAR General Purpose ADC IP Core
- 16bit 5Msps SAR General Purpose ADC IP Core
- 24-bit 320kHz Bandwidth ADC IP
Related Articles
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Why network-on-chip IP in SoC must be physically aware
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- Optimizing Communication and Data Sharing in Multi-Core SoC Designs
Latest Articles
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains
- Minimum RISC-V: Maximum FPGA Efficiency