ADCs in SoCs - Just a placeholder or a vital subsection?
Sachin Gupta, M. Ganesh Raja, Cypress Semiconductor
embedded.com (November 16, 2013)
Analog to Digital Convertors (ADCs) are omnipresent in most embedded applications. This fact has lead manufacturers of microcontrollers and System on Chip (SoC) architectures to integrate one or more ADCs into their product offerings. In many applications, these integrated ADCs are good enough to replace a dedicated ADC used in the application. Careful selection of a SoC that has an ADC with specifications closely matching the application yields a compact system at a lower cost.
There are many specifications to be taken into consideration while selecting an ADC - resolution, sample rate, noise performance, and power consumption, to name a few. However, in controllers that integrate an ADC, there are other specifications that are worth checking as well. These include CPU overhead, the option to multiplex multiple signals, and flexibility in pin assignment. Thus, evaluating an integrated ADC in an SoC can be a little bit trickier than evaluating an external ADC.
To read the full article, click here
Related Semiconductor IP
- PVT sensor integrated SAR ADC in 12nm
- 12bit 500Msps High Speed General Purpose SAR ADC IP Core
- 12bit 4Gsps SAR General Purpose ADC IP Core
- 16bit 5Msps SAR General Purpose ADC IP Core
- 24-bit 320kHz Bandwidth ADC IP
Related Articles
- Choosing the Best High-Speed ADC for Your SoC
- How to manage changing IP in an evolving SoC design
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Why network-on-chip IP in SoC must be physically aware
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace