Xylon Multimedia Demo for the ZedBoard
October 1st, 2015 -- Xylon today released a full reference implementation of Linux multimedia processing on the Xilinx® Zynq®-7000 All Programmable SoC. The free logiREF-MEDIA-ZED demo demonstrates video frame grabbing, audio recording and playback, and the graphics Human Machine Interface (HMI) by evaluation logicBRICKS IP cores and with standard Linux software drivers provided and maintained by Xylon: Advanced Linux Sound Architecture (ALSA), Video4Linux2 (V4L2), framebuffer, XylonQPA 2D plugin for 2D accelerated Qt 5.4 application framework and the OpenGL* ES 1.1 API.
The design has been implemented on the ZedBoard™ development kit from Avnet Electronics Marketing, which is expanded by the Avnet FMC-IMAGEON HDMI I/O FMC Module. The logiREF-MEDIA-ZED design is user-customizable. Design deliverables are Xilinx Vivado® Design Suite compatible and include evaluation logicBRICKS IP cores and hardware design files, complete Linux OS image, software drivers, demo applications and documentation.
To learn more and download the design, please visit: http://www.logicbricks.com/logicBRICKS/Reference-logicBRICKS-Design/Multimedia-for-Zynq-AP-SoC-ZedBoard.aspx

* Product is based on a published Khronos specification, and is expected to pass the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.
Related Semiconductor IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
Related News
- Xylon logicBRICKS Graphics Processing Unit (GPU) Now Runs on the ZedBoard Development Kit from Avnet Electronics Marketing
- Xylon Unveils New Panoramic Multi-Sensor Camera Demo at Xilinx Developer Forum
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B