Xilinx considers letting startups cobrand packaged FPGAs
Peter Clarke, eetimes.eu
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
(11/04/2008 11:51 AM EST)
MONTREUX, Switzerland — Recognizing that many fabless chip startups are looking to avoid the cost of developing their own system-on-chip, but wish to create value in design, Xilinx is considering allowing such companies use its field programmable gate arrays as their means of delivery and to cobrand the chips.
Xilinx Inc. (San Jose, Calif.) is considering allowing such companies to cobrand its FPGA packages and take the product to the end customer. "It's something we are looking at. We're not in a position to make an announcement," said Larry Getman, a Xilinx executive, speaking at the European Tech Tours Semiconductor Summit here.
To read the full article, click here
Related Semiconductor IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
Related News
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Fruit Technologies Elevates FPGA Innovation with AMD Xilinx Premier Partnership
- Xilinx and Huawei Announce the First FPGA Cloud-based Real-time Video Streaming Solution in China
- Xilinx Reports Record Quarterly Revenues And EPS; Raises Fiscal Year 2019 Guidance
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation