Dolphin Integration announces an ultra High Density library in shrunk processes.
- Cost reduction in mature technological processes requires that IP providers take divergent paths: high density with the main set of design rules is a must, but support also of shrinkable rules is required.
Dolphin Integration's standard cell library SESAME uHDvLC is already known for its cost reduction capability in the standard processes 0.18 and 0.13 µm. Its ultra High Density enables silicon costs reduction and its very Low Power offers the possibility to reduce packaging costs.
SoC designers can now benefit from the availability of SESAME uHDvLC in shrunk processes such as 0.16 µm, 0.152 µm and 0.11 µm.
For more information:
http://www.dolphin.fr/flip/sesame/018/sesame_018_uHDvLC.html
A free “Evaluation Tutorial” is provided with each evaluation kit for a smooth and fast discovery.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- Disruption in library offering for the 90 nm LP process with Dolphin Integration's new generation of High Density Standard Cells
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
Latest News
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026