TSMC's Japan Expansion Puts Profit at Risk
By Alan Patterson, EETimes (October 19, 2021)
Last week’s announcement by Taiwan Semiconductor Manufacturing Co. (TSMC) that it plans to build its first chip facility in Japan is yet another sign that the world’s biggest semiconductor foundry will face higher costs as it moves more of its production outside of Taiwan.
TSMC’s plan is subject to board approval later this year.
Western nations are demanding a secure supply of semiconductors as their domestic automakers continue to idle production lines because of chip shortages. Those governments are seeking manufacturing investments from leading chip makers in Asia such as Samsung of South Korea and TSMC of Taiwan, as well as Intel.
As Samsung and TSMC shift production out of highly-integrated domestic ecosystems to locations where the supporting infrastructure is less complete, costs will inevitably rise, according to Matt Bryson, senior vice president of equity research at Wedbush Securities.
“Overseas fabs will almost certainly be less profitable on a margin basis versus current business,” Bryson said in an email. “Take the new [TSMC] Japan fab for instance. Even assuming 50 percent of the fab is paid for by Japan, there is still depreciation.”
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- SEMIFIVE Secures AI Semiconductor Design Projects in Japan, Accelerating Global Expansion with New Local Subsidiary
- TSMC 3-nm Upgrade in Japan to Catch up With Demand
- TSMC Boosts 2026 Expansion Budget, Adds $100B to U.S. Investment
- SoC architecture and IP provider Sonics expands to Japan with dedicated office to support local customers
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection