TSMC Discloses "Secret" 4nm Node
By Alan Patterson, EETimes (June 9, 2020)
“N4 is an evolution from N5,” TSMC Chairman Mark Liu told EE Times at a press event in Hsinchu, Taiwan. “We’re already in business negotiations with customers on N4.”
Liu affirmed information that people working inside a TSMC fab disclosed earlier to EE Times.
The world’s biggest foundry is plugging the gaps against Samsung, its only competitor in the sub-7nm space.
To read the full article, click here
Related Semiconductor IP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
Related News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- TSMC to Lead Rivals at 2-nm Node, Analysts Say
- Cadence Partners with TSMC to Power Next-Generation Innovations Using AI Flows and IP for TSMC Advanced Nodes and 3DFabric
- Thalia Design Automation announces AMALIA Platform release 25.3 qualified for advanced process nodes down to 4nm
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification