TSMC's R&D boss addresses 40-nm yields, high-k, litho
Mark LaPedus, EETimes
(02/24/2010 3:41 PM EST)
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related News
- TSMC 2nm yields nearly ready for mass production
- TSMC shuns high-NA EUV lithography
- National to use SiidTech's Silicon Fingerprinting to boost chip yields
- Date yields testimonials and processor cores
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options