TSMC Reports Foundry's First 28 Nanometer Low Power Platform Technology with Fully Functional 64Mb SRAM
Hsinchu, Taiwan, R.O.C. –June 17, 2009 – Taiwan Semiconductor Manufacturing Company (TWSE: 2330, NYSE: TSM) today announced it has successfully developed the first 28-nanometer (nm) low power technology that continues the scaling trend and extends Silicon Oxynitride (SiON)/poly usage beyond 32 nanometer with a dual/triple gate oxide process. Other characteristics from this technology includes high density and low Vcc_min 6-T SRAM cells, low leakage transistors, well-proven conventional analog/RF/electrical fuse components and low-RC Cu-low-k interconnect. This development was presented today in a paper at the 2009 Symposia on VLSI Technology and Circuits in Kyoto, Japan.
Additionally, the paper reports good 64Mb SRAM functional yield with a competitive cell size of 0.127 um², and a raw gate density as high as 3900 kGate/mm² in this 28nm dual/triple gate oxide SoC technology. Good SRAM Vcc_min, electrical fuse, and analog performance have also been achieved which proves the manufacturability of this technology.
This leading edge technology demonstrates TSMC’s commitment and ability to extend SiON/Poly as a cost-effective solution for low power and high performance. In the paper presented, low standby and low operating power transistors using SiON optimized with strain engineering and aggressive oxide thickness provide up to 25~40% speed improvement or 30~50% active power reduction over prior 45nm technology.
“This development was achieved through close collaboration with customers who are pushing their own boundaries of new applications requiring 28nm technology,” said Dr. Jack Sun, vice president R&D at TSMC. “We continue this quest to support the most advanced applications being designed by the innovators in the semiconductor industry,” he said.
In the previous announcement made in September 2008, TSMC plans to deliver its 28nm process in early 2010 as a full node technology offering options of power-efficient high performance and lower power technologies. TSMC is now on track to deliver 28nmtechnology platforms to its customers.
Additionally, the paper reports good 64Mb SRAM functional yield with a competitive cell size of 0.127 um², and a raw gate density as high as 3900 kGate/mm² in this 28nm dual/triple gate oxide SoC technology. Good SRAM Vcc_min, electrical fuse, and analog performance have also been achieved which proves the manufacturability of this technology.
This leading edge technology demonstrates TSMC’s commitment and ability to extend SiON/Poly as a cost-effective solution for low power and high performance. In the paper presented, low standby and low operating power transistors using SiON optimized with strain engineering and aggressive oxide thickness provide up to 25~40% speed improvement or 30~50% active power reduction over prior 45nm technology.
“This development was achieved through close collaboration with customers who are pushing their own boundaries of new applications requiring 28nm technology,” said Dr. Jack Sun, vice president R&D at TSMC. “We continue this quest to support the most advanced applications being designed by the innovators in the semiconductor industry,” he said.
In the previous announcement made in September 2008, TSMC plans to deliver its 28nm process in early 2010 as a full node technology offering options of power-efficient high performance and lower power technologies. TSMC is now on track to deliver 28nmtechnology platforms to its customers.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- M31 Advances AIoT Innovation with Ultra Low Power Memory Compilers on TSMC N6e Platform
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
- Flex Logix Joins Intel Foundry Services Accelerator IP Alliance to Enable Fast, Low Power, Reconfigurable SoC's
- Blumind Harnesses Analog for Ultra Low Power Intelligence
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure