Tower aims to ship ICs made on 130-nm process in 2005
Peter Clarke
(03/07/2005 4:35 AM EST)
LONDON — The 130-nanometer manufacturing process technology acquired from Motorola Inc. by foundry Tower Semiconductor Ltd. (Migdal Haemek, Israel) is running in Tower's Fab2 200-mm wafer fab and Tower is working with a lead customer on design of two integrated circuits making use of the process.
"Yes it is running in the line and we are gearing up for pre-production," Doron Simon, vice president of marketing for Tower Semiconductor and president of the foundry's U.S. subsidiary, told Silicon Strategies in an interview.
Motorola Inc.'s chip unit, now called Freescale Semiconductor Inc., licensed its 130-nm process technology to Tower several years ago but the process now looks set to yield commercial chips for Tower before the end of 2005.
Simon would not name the customer that has agreed to be the "pipe-cleaner" for Tower on 0.13-micron. "We have a design started with a key partner but the partner doesn't have silicon yet. It is an ASIC logic chip with some analog. There is a second generation product which does have some embedded non-volatile memory," Simon said.
When asked when Tower would start getting commercial return on the leading edge process Simon said: "By the end of 2005 we expect to be in commercial production, if the customer keeps up the pace of development." Simon said that when proving a process out with a lead customer a foundry is dependent on the timetable of that customer.
Related Semiconductor IP
- UMC 55nm ULP 3.3V Temperature Sensor
- High-Throughput Multi-Channel DMA Controller
- Configurable Multi-Channel DMA Controller
- Fixed-Channel Multi-Channel DMA Controller
- Verification IP for MIPI SoundWire
Related News
- SkyWater Announces Availability of Cadence Open-Source PDK and Reference Design for SkyWater's 130 nm Process
- TowerJazz Signs Definitive Agreement with Asian Entity to Provide Know-How, Training, and Turnkey Manufacturing Solutions at a Revenue of US $130 Million
- NASA Selects Ridgetop Group to Develop an Innovative Modular SiGe 130 nm Cell Library
- Availability of Dolphin Integration's TSMC-sponsored ROM at the 130 nm BCD 5 V process
Latest News
- Alliance for Open Media Sees Rapid AV2 Adoption Across the Video Ecosystem Just Four Months After Release
- Rambus and ChipAgents Collaborate to Accelerate Chip Design with Agentic AI
- Server CPU Shipments Projected to Grow Over 40% YoY in 2027, with Arm-Based Products Continuing to Gain Market Share
- UMC and AP Memory Collaborate to Enable Advanced Power Delivery Solutions for AI and HPC Systems
- Cadence AI Super Agents Enable Nokia to Accelerate Electronic System Design on Millennium M2000 Supercomputer