Cadence CTO blasts critics
K.C. Krishnadas, EE Times
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
To read the full article, click here
Related Semiconductor IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
Related News
- Tokyo Electron Device Expands Business Globally with Advanced Secure Digital (SD Memory / SDIO Card) Controller Technology
- Tokyo Electron Device Debuts Industry's Fastest JPEG Chipset to Meet Demand for High Quality Images
- Tokyo Electron Device Announces the Industry's Highest Performance Virtex-5 LX 330 Evaluation Platform
- Tokyo Electron Device Announces New Virtex-5 FPGA LX330 Evaluation Platform For ASIC Prototyping
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation