Cadence CTO blasts critics
K.C. Krishnadas, EE Times
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
(10/17/2008 2:21 PM EDT)
BANGALORE, India — Responding to harsh criticism touched off by the departure of senior executives, the chief technology officer of Cadence Design Systems Inc. dismissed calls to spin off parts of the EDA company.
"I completely dismiss the notion that you sell off your core competency areas in technology and become a pure integrator at the higher level," Cadence CTO Ted Vucurevich said in an interview here. "Will Cadence be half its size in the future? No."
Speaking here following a company event, Vucurevich acknowledged that it was probably time for CEO Michael Fister and other senior executives to go, but disputed that they were among the company's key assets.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Tokyo Electron Device Expands Business Globally with Advanced Secure Digital (SD Memory / SDIO Card) Controller Technology
- Tokyo Electron Device Debuts Industry's Fastest JPEG Chipset to Meet Demand for High Quality Images
- Tokyo Electron Device Announces the Industry's Highest Performance Virtex-5 LX 330 Evaluation Platform
- Tokyo Electron Device Announces New Virtex-5 FPGA LX330 Evaluation Platform For ASIC Prototyping
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release