SystemC finds new horizons
Richard Goering, EE Times
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
(02/27/2006 9:00 AM EST)
San Jose, Calif. -- An open-source architectural-description language from Brazil that promises to take SystemC in new directions was outlined at the North American SystemC User's Group (Nascug) meeting here last week. SystemC may also extend its reach with a synthesizable subset and a new proposal for an analog/mixed-signal version of the language, other presenters said.
Rodolfo Jardim de Azevedo, assistant professor at the Institute for Computing at the State University of Campinas (Brazil), presented ArchC as a language that provides a fast and easy way to model processors. Built on top of SystemC, ArchC can generate simulators and assemblers. Support is available now for processors including MIPS, Sparc v8, PowerPC and 8051, with ARM support slated for March.
"There's a whole set of tools yet to be defined to go on top of SystemC, and this [ArchC] is an example," said Nascug chairman Jack Donovan. "Everyone is trying to understand ways to do faster modeling."
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- UK microcontroller startup finds alternative ways to make chip variants
- Sagantec says tool finds errors others miss
- Sweden SoC effort finds Taiwanese ally
- Philips exec finds IP unusable, but necessary
Latest News
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem
- Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process
- RISC-V Is Inevitable, State of the Union Keynote Argues