Moortec Announces SPI Block (MR74040) for Low Power Applications
September 29, 2009 -- Moortec Announces SPI Block (MR74040) for Low Power Applications. The MR74040 is a synchronous serial-data interface adhering to the SPI protocol of communications. Configurable for all 4 SPI modes* this block acts as a single slave. The design targets the 0.18um CMOS (ca18ha) process offered by Jazz. The MR74040 consists of 32, 16-bit wide R/W registers, 28 of which can be configured in to a ‘power down’ state for low power operation when idle.
About Moortec
Moortec, established in 2005, provide high quality analogue and mixed-signal IP blocks as well as Custom Chip solutions world-wide for a variety of applications. The UK based design group also provide Platforms for IC test and evaluation. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
* Silicon proven for mode 3 only
Related Semiconductor IP
- Quad SPI Controller
- SPI to AHB Bridge
- SPI Controller
- SPI - Function Controller
- AHB-Lite Slave to SPI Master
Related News
- LEDA Systems ® and Modelware ® Announce Partnership for Silicon Proven SPI 4 Phase 2 Semiconductor IP providing 10 Gb/s Transport Solutions for Communications Systems-on-a-Chip.
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
- Silicon Logic Engineering SPI 4 Phase 2 is Silicon Proven
- Digital Core Design (DCD) Announces New SPI Serial Peripheral Interface IP Cores
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release