SP Devices joins Xilinx alliance program
Linköping, September 10, 2008 – SP Devices joins the Xilinx Alliance Program. The program is designed to provide total solutions combining Xilinx programmable logic with key technologies from program members. SP Devices provides digital signal processing IP for the enhancement of analog-to-digital conversion.
The Xilinx Alliance Program is composed of companies with the best available technologies in the areas of IP cores, EDA, DSP, and embedded development tools, as well as design services, board-level products, integrated circuits, and electronic components. Participating companies provide optimized products and services that contribute to a broad selection of industry-standard solutions dedicated for use with Xilinx FPGA devices.
Commenting on the announcement David Gamba, Director of Partnerships at Xilinx said, “We are delighted to welcome SP Devices to the Xilinx Alliance Program, and their participation is consistent with our aim of providing the best available 3rd party technology and expertise to Xilinx customers. "We are honored to partner with Xilinx in their Alliance Program,” said Jonas Nilsson, CEO at SP Devices. “Strategically aligning with such an internationally respected company greatly enhances our company’s ability to deliver our mutual customers diverse solutions.”
For further information http://www.xilinx.com/products/alliance/
About SP Devices
SP Devices (Signal Processing Devices Sweden AB) provides digital signal processing IP for the enhancement of analog-to-digital conversion. The IP products are available for implementation in ASICs or deployed on FPGA platforms. Our portfolio of products enables our customers to build systems with state-of-the-art analog-to-digital performance that enables advances in the area of radio base station transceiver applications, digital imaging, high-speed data acquisition and broadband communication.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- DMP Launches "ZIA SV" Stereo Vision IP for AMD Xilinx Adaptive Computing Devices
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- Shanghai Jade Technologies license Hantro MPEG-4 SP video technology for their Digital Content Processor
- JMicron Technology Corp Develops Serial ATA II (3.0 Gpbs) PHY Core on UMC's 90nm G and 90nm SP Processes
Latest News
- Cadence Wins Five 2026 TSMC OIP Partner of the Year Awards
- Lattice Delivers Industry-First PQC-Enabled Platform Firmware Resilience for AI Infrastructure with Lattice Sentry Solution Stack
- AI agents are changing what CPU performance means
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI