SoC Solutions selected as ARM Approved Design Partner
Suwanee, GA, June 15, 2016 - SoC Solutions has been selected to join the ARM® Approved Design Partner pprogram. This program creates a network of leading design houses that have been through a robust audit process to ensure they meet the highest quality standards. SoC Solutions, as one of the inaugural design houses, will be able to assist partners designing an SoC for the first time and help in-house teams needing additional support.
“We are very excited to be an inaugural member of the ARM Approved Design Partner program,” said Jim Bruister, president of SoC Solutions. “We look forward to helping ARM licensees develop IoT, M2M, and low power chips and systems that will fuel the next generation of exciting products.”
The new partnership, announced at DAC 2016, has expanded the ARM DesignStart™ initiative to include the list of ARM approved design partners that can provide expert support during development and manufacturing. ARM DesignStartTM offers SoC designers free access to ARM Cortex®-M0 processor IP for design, simulation and prototyping with the option to buy a simplified and standardized $40,000 fast track license.
In addition to the ARM DesignStart program, SoC Solutions offers AMBA subsystems for Cortex-M0 upon which to build your SoC. These low power subsystems include hardware, software, and power management targeting IoT, M2M and smart sensor chips.
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Agnisys Joins Arm Partner Program and Releases Solution Brief for Functionally Safe Arm-Based SoC Design
- Astera Labs Joins Arm Total Design to Accelerate Custom AI Infrastructure Solutions
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- Synopsys Supports New Arm AGI CPU with Full-Stack Design Solutions
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B