SoC design's new normalPlatform push roils business models
Rick Merritt, EE Times
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- A group at Microsoft Corp. is co-developing a media chip and is even investigating new on-chip bus structures. The activity is occurring at a time when semiconductor companies say they are increasingly delivering full software stacks with their chips, although they are not always compensated for the code.
Welcome to the next phase of the system-on-chip era, in which system, software and semiconductor companies are struggling to find new technology and business models. All sides see the promise for using multicore devices to open up fresh markets. The big question is how to define chip-level platforms.
That dilemma lies at the intersection of two developments. Designers increasingly start their work by defining the end-user scenarios or experiences they want to create. As they move to implement those concepts in silicon, they find an increasing diversity of hardware and software components integrated in complex, off-the-shelf chips with varying degrees of programmability, but not always optimized for the chosen tasks.
"We brought a value proposition for a system to a fabless company but found that no [chips] met our requirements, so we had to ask them if we could develop something together," said Robert Rossi, group program manger for core media processing technologies at Microsoft. "We had conversations with their CEO and found out we could do it."
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- A group at Microsoft Corp. is co-developing a media chip and is even investigating new on-chip bus structures. The activity is occurring at a time when semiconductor companies say they are increasingly delivering full software stacks with their chips, although they are not always compensated for the code.
Welcome to the next phase of the system-on-chip era, in which system, software and semiconductor companies are struggling to find new technology and business models. All sides see the promise for using multicore devices to open up fresh markets. The big question is how to define chip-level platforms.
That dilemma lies at the intersection of two developments. Designers increasingly start their work by defining the end-user scenarios or experiences they want to create. As they move to implement those concepts in silicon, they find an increasing diversity of hardware and software components integrated in complex, off-the-shelf chips with varying degrees of programmability, but not always optimized for the chosen tasks.
"We brought a value proposition for a system to a fabless company but found that no [chips] met our requirements, so we had to ask them if we could develop something together," said Robert Rossi, group program manger for core media processing technologies at Microsoft. "We had conversations with their CEO and found out we could do it."
To read the full article, click here
Related Semiconductor IP
Related News
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- Cadence to Acquire Hexagon’s Design & Engineering Business, Accelerating Expansion in Physical AI and System Design and Analysis
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
Latest News
- Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications