SiFive has briefly pulled back the curtains on its most powerful Risc-V processor yet.
Sneak peek into SiFive’s most powerful Risc-V yet
By Steve Bush, ElectronicsWeekly (October 26, 2021)
So far only called ‘Next Generation Core’ or Next-Gen, its official name, final design specs and availability will be unveiled early in December at the Risc-V Summit.
The headline figure is that it will improve on the P550’s performance, currently SiFive’s most powerful processor, by 50%. P550 is benchmarked at 8.7SpecInt2k6/GHz (2.4GHz 7nm 0.23mm2). The company also said it will out-perform Arm’s Cortex-A78 – wait until December to make your own comparison.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- SiFive and AMD Collaborate to Optimize AMD ROCm on RISC-V Datacenter Servers
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
- SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification