Sercos III Open Source Soft-Master Core Announced
May 6, 2015 -- Sercos International has announced that in cooperation with Bosch Rexroth a Sercos III Soft-Master core will be provided as open source software. By using a Sercos III Soft-Master, a Sercos III master device can be implemented without specific FPGAs or ASIC Sercos III hardware controller. Instead, a standard Ethernet controller is used and the Sercos III hardware functions are emulated in a host-based driver software. With this implementation approach, a sufficient real-time performance can be ensured for a large number of applications. If an Ethernet controller is used that operates with multiple queues and a telegram scheduler (e.g., the INTEL i210™), a synchronicity similar to that of a hardware-based master can be achieved.
Various prominent companies have already started to implement projects using the Sercos III Soft-Master in cooperation with Bosch Rexroth AG. After a controlled testing period, the Soft-Master will be made available under an open source license for general use in the software pool of Sercos International e.V. The license model will follow the one used for the Sercos III master library CoSeMa (Common Sercos Master; http://sourceforge.net/projects/cosema/), which has been available as open source since April 2009 and can be used for hardware-based as well as software-based master implementations.
”With the availability of the Sercos III Soft-Master implementation as open source it will become much easier for manufacturers to develop a Sercos III master and to benefit from future improvements and extensions of the software," says Peter Lutz, Managing Director of Sercos International. "Control systems can thus be designed to be simpler, more compact and at reduced costs. This is an increasingly important aspect, especially for the Asian market."
For more information, please visit Sercos International website.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- License-free, FPGA-based Single Chip Controller for Low Cost SERCOS III I/Os available
- Lattice Releases Sercos III Real-Time Industrial Ethernet Solution
- PUFsecurity IP Open Source Program: Bridging the Gap in Chip Security
- CHIPS Alliance Announces AIB 2.0 Draft Specification to Accelerate Design of Open Source Chiplets
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools