Sercos III Open Source Soft-Master Core Announced
May 6, 2015 -- Sercos International has announced that in cooperation with Bosch Rexroth a Sercos III Soft-Master core will be provided as open source software. By using a Sercos III Soft-Master, a Sercos III master device can be implemented without specific FPGAs or ASIC Sercos III hardware controller. Instead, a standard Ethernet controller is used and the Sercos III hardware functions are emulated in a host-based driver software. With this implementation approach, a sufficient real-time performance can be ensured for a large number of applications. If an Ethernet controller is used that operates with multiple queues and a telegram scheduler (e.g., the INTEL i210™), a synchronicity similar to that of a hardware-based master can be achieved.
Various prominent companies have already started to implement projects using the Sercos III Soft-Master in cooperation with Bosch Rexroth AG. After a controlled testing period, the Soft-Master will be made available under an open source license for general use in the software pool of Sercos International e.V. The license model will follow the one used for the Sercos III master library CoSeMa (Common Sercos Master; http://sourceforge.net/projects/cosema/), which has been available as open source since April 2009 and can be used for hardware-based as well as software-based master implementations.
”With the availability of the Sercos III Soft-Master implementation as open source it will become much easier for manufacturers to develop a Sercos III master and to benefit from future improvements and extensions of the software," says Peter Lutz, Managing Director of Sercos International. "Control systems can thus be designed to be simpler, more compact and at reduced costs. This is an increasingly important aspect, especially for the Asian market."
For more information, please visit Sercos International website.
Related Semiconductor IP
- CXL Controller With HPC Features (Spec Version 3.0 and Above)
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
Related News
- License-free, FPGA-based Single Chip Controller for Low Cost SERCOS III I/Os available
- Lattice Releases Sercos III Real-Time Industrial Ethernet Solution
- The BSC coordinates the manufacture of the first open source chip developed in Spain
- Synopsys Announces First Application Security Testing Solution to Analyze Both Open Source and Proprietary Code on the Developer's Desktop
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder