Aizyc Technology Upgrades its SDXC3.0 Host IP to support up to 7 Devices on SD Shared Bus
May 14, 2013 -- As more designers implement various types of memory SD/MMC/eMMC and SDIO devices in their SoCs, the need for ways to support more than one device with single host controller has become mandatory. This added with the ability to boot from the embedded memory device opens innovative solution opportunities for designers. Aizyc has upgraded their Silicon Proven SDXC3.0 host controller IP with “Shared Bus” functionality, allowing users to connect up to 7 SD/SDIO/MMC/eMMC devices on single “Shared Bus” slot. Aizyc’s SDXC.30 Host IP core with “Shared Bus” solution will give designers the flexibility to connect different devices such as eMMC to store the user boot code, SDIO device for Wi-Fi application and External SD/MMC card socket for user data on a single “Shared Bus” slot. Sample Drivers are offered with the IP package at no added cost.
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- ARTIX Ultra Scale Plus NVME HOST IP – Gen4
- Kintex Ultra Scale Plus NVMe Host IP
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- USB 2.0 Host IP Core
Related News
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- VinChip Systems announces successful silicon validation of Embedded USB 2.0 Host Controller by Myson Century
- Toshiba Achieves Working Silicon on First Pass with Arasan's SD/SDIO Host Core
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release