Aizyc Technology Upgrades its SDXC3.0 Host IP to support up to 7 Devices on SD Shared Bus
May 14, 2013 -- As more designers implement various types of memory SD/MMC/eMMC and SDIO devices in their SoCs, the need for ways to support more than one device with single host controller has become mandatory. This added with the ability to boot from the embedded memory device opens innovative solution opportunities for designers. Aizyc has upgraded their Silicon Proven SDXC3.0 host controller IP with “Shared Bus” functionality, allowing users to connect up to 7 SD/SDIO/MMC/eMMC devices on single “Shared Bus” slot. Aizyc’s SDXC.30 Host IP core with “Shared Bus” solution will give designers the flexibility to connect different devices such as eMMC to store the user boot code, SDIO device for Wi-Fi application and External SD/MMC card socket for user data on a single “Shared Bus” slot. Sample Drivers are offered with the IP package at no added cost.
Related Semiconductor IP
- SD 4.1 eMMC 5.1 Dual Host Controller IP
- USB3.x HOST IIP
- USB2.x HOST IIP
- SDIO Host Controller IIP
- LPC Host IIP
Related News
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- VinChip Systems announces successful silicon validation of Embedded USB 2.0 Host Controller by Myson Century
- Toshiba Achieves Working Silicon on First Pass with Arasan's SD/SDIO Host Core
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board