Scope, Not Scale, Drives Freescale/NXP Nuptials
Junko Yoshida, EETimes
12/7/2015 08:42 PM EST
AUSTIN, Tex. — As NXP Semiconductors and Freescale Semiconductor officially completed a blockbuster merger Monday (Dec. 7), NXP CEO Rick Clemmer declined to answer an EE Times question about the number of layoffs likely to ensue. The CEO said he won’t yet know absolute numbers for a few months.
Both Clemmer and Jeff Palmer, vice president of Investor Relations, NXP, added that the jobs affected will be mostly in support functions, rather than engineering teams. “You don’t need two Investor Relations guys, or two sets of board of directors,” Palmer explained. Palmer also added, “R&D programs and key customer-facing programs won’t be cut.”
To read the full article, click here
Related Semiconductor IP
- 24-bit audio DSP core
- I3C Controller IP – I3C / I2C Slave, Configure User Registers, no CPU Host Required
- I3C Controller IP – I3C / I2C Slave, SCL Clock only, Configure User Registers, no CPU Host Required
- I2C Controller IP – Slave, Parameterized FIFO, Hs-Mode (3.4 Mbps) AXI/AHB/APB/Avalon Buses or direct to/from Registers or Memory
- I2C Controller IP – Slave, Parameterized FIFO, AHB Master Interface (I2C2AHB)
Related News
- LSI Introduces Industry's First 40nm Serial PHY for Notebook, Desktop and Enterprise Hard Disk Drives
- PhySim system debugs hardware, not models
- Foundry expansions not expected to cause capacity glut
- OpenVera Momentum Drives Industry Adoption of a Complete Solution Around A Non-Proprietary Hardware Verification Language
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B