STMicroelectronics Demonstrates First Physical Layer IP For 6Gb/s SATA Hard Disk Drives
Geneva, August 19,2008
- STMicroelectronics, one of the worldâs leading semiconductor suppliers, today demonstrated the worldâs first MIPHY (Multi Interface PHY) Physical Layer interface for the new 6Gb/s SATA (Serial Advanced Technology Attachment) Technology. Physical Layer macro-cells perform the high-speed serialization and de-serialization of data to and from the disk and provide a 20-bit-wide parallel interface to the link layer. SATA is the most popular interface for hard disk drives (HDD) and the ST demonstration coincided with the official announcement by the SATA International Organization (SATA-IO) of the new specification, which doubles the maximum data transfer speed from 3Gb/s to 6Gb/s, during the Intel Developer Forum held in San Francisco.
STâs 6Gb/s SATA PHY is an IP (Intellectual Property) block designed to be integrated with other functions into low power System-on-Chip (SoC) devices supporting 1.5 and 3 Gb/s as well as 6 Gb/s SATA HDDs for mobile and desktop computing applications. The ST demonstration features the SATA Physical Layer Serial Interface, fabricated in 65nm CMOS technology, that will power new HDDs from a leading manufacturer later this year.
âAs consumers store ever-increasing amounts of music, photographs, videos, and other multimedia files on their hard disks, they require faster data transfer rates,â said Vittorio Peduto, General Manager of STâs Data Storage Division. âST has worked closely with the SATA-IO organization to ensure that it can manufacture and deliver a proven solution to HDD manufacturers at the earliest possible time.â
STâs 65nm MIPHY IP block is a significant enhancement to the previous generation in 90nm technology. The new MIPHY delivers greater value to drive manufacturers by offering a 35% reduction in die size and 30% reduction in power consumption. Further architectural improvements in equalization and transmitter and receiver circuitry have resulted in enhanced jitter tolerance and lower transmit jitter. These benefits are especially valuable in the mobile and cost-sensitive desktop HDD PC markets, where a key differentiator for system manufacturers is the ability to deliver high-performance operation at the lowest power.
About STMicroelectronics
STMicroelectronics is a global leader in developing and delivering semiconductor solutions across the spectrum of microelectronics applications. An unrivalled combination of silicon and system expertise, manufacturing strength, Intellectual Property (IP) portfolio and strategic partners positions the Company at the forefront of System-on-Chip (SoC) technology and its products play a key role in enabling today's convergence markets. The Company's shares are traded on the New York Stock Exchange, on Euronext Paris and on the Milan Stock Exchange. In 2007, the Company's net revenues were $10.0 billion. Further information on ST can be found at www.st.com.
Related Semiconductor IP
- Serial ATA (SATA) PHY Transceiver IP
- SATA 6G PHY in GF (40nm, 28nm)
- SATA 6G PHY
- SATA 6G PHY in UMC (40nm, 28nm, 22nm)
- SATA 6G PHY in TSMC (40nm, 28nm, 16nm, 12nm, N7)
Related News
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Arasan announces the immediate availability of the industries first xSPI NOR + eMMC NAND Combo PHY IP
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
Latest News
- Imec unlocks fourfold UWB range extension using world-first narrowband receiver chip compliant with IEEE 802.15.4ab standard
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology