Samsung's 14 nm LPE FinFET Transistors
Kevin Gibb, Product Line Manager, TechInsights
EETimes (1/19/2016 10:40 AM EST)
As Samsung prepares to launch its 14 nm Low Power Plus (LPP) process used in the Exynos 8 SoC, TechInsights anticipates what changes we should expect.
Samsung’s Exynos 8 SoC is receiving some press buzz as the company prepares to launch its 14 nm Low Power Plus (LPP) process that is an update to its current Low Power Early (LPE) process used in its Exynos 7 SoC and the Apple A9 SoC.
There are now three foundries capable of making finFET transistors: Intel, Samsung and TSMC. We at TechInsights last looked at Samsung’s 14 nm low power early (LPE) finFET process used in Exynos 7420 SoC in May of 2015 (Samsung Galaxy S6 Edge Smartphone). We were a little coy in our discussions of the process technology used to make the transistors; our business after all is to sell reports describing just this.
It is almost a year on now and there is talk of Samsung’s updated 14 nm LPP finFET process. We won’t know the details of this process until we get our hands on some samples of either Samsung’s Exynos 8890 SoC, or Qualcomm’s Snapdragon 820 SoC later this spring, but we can reveal more of the 14 nm LPE process technology used in the Exynos 7420.
To read the full article, click here
Related Semiconductor IP
- CXL Controller With HPC Features (Spec Version 3.0 and Above)
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
Related News
- Altera to Build Next-Generation, High-Performance FPGAs on Intel's 14 nm Tri-Gate Technology
- Altera Achieves Industry Milestone: Demonstrates FPGA Technology Based on Intel 14 nm Tri-Gate Process
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- TechInsights - The much anticipated Intel 14 nm is finally here!
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder