Safety Without Security Is an Illusion in the Age of Autonomous Vehicles
The safety/security equation has changed, and in the era of autonomous, connected vehicles, trust must be engineered from silicon to cloud to ensure true resilience against both malfunction and malicious attack.
By Hassan Triqui, Secure IC
EETimes Europe | June 13, 2025
As the automotive industry pushes toward Level 4 and Level 5 autonomy, the convergence of functional safety and cybersecurity is no longer theoretical; it is operational. A malfunction may cause damage; a cyberattack may cause disaster. The two domains are now inextricably linked. There is no safety without security.
This new reality demands a fundamental redesign of the automotive value chain. Safety-critical systems cannot rely solely on isolated certifications or static design milestones. Security must be integrated from the chip level to the cloud—from the individual electronic control unit to the fleet level—because autonomous vehicles are not standalone machines; they are nodes in a hyperconnected, evolving ecosystem.
Trust must begin at the silicon level
Autonomous vehicles are effectively rolling data centers with real-time mission-critical functions. To ensure their integrity, hardware-based roots of trust must anchor the entire system. These hardware enclaves provide the foundational assurance needed to secure boot sequences, cryptographic operations, and isolation of sensitive processes.
As system architectures grow more complex, many next-generation automotive SoCs are adopting chiplet-based designs, bringing together modular silicon components within a single package. This evolution introduces new security requirements: Each chiplet must be individually authenticated during system boot and must maintain secure, verified communication with neighboring chiplets. Ensuring a trusted chain of custody among chiplets is essential to preserving end-to-end system integrity, especially in safety-critical domains such as braking, steering, or autonomous navigation.
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related News
- Mentor introduces Tessent Safety ecosystem to meet IC test requirements of the autonomous vehicles era
- SEALSQ and IC’Alps Unify Expertise to Deliver Integrated Post-Quantum Cybersecurity and Functional Safety for Autonomous Vehicles
- Quadric's SDK Selected by TIER IV for AI Processing Evaluation and Optimization, Supporting Autoware Deployment in Next-Generation Autonomous Vehicles
- Frontgrade Gaisler is proud to be a part of the ePERFECT project
Latest News
- Real Intent Launches Riven™ Sign-Off AI Agent for 10X Faster Sign-Off
- Primis AI Becomes ChipNexus and Launches NEX for Agentic Chip-Design Automation
- TES offers a new Battery Protection Over-Voltage Lockout IP in X-FAB XT018-0.18µm BCD-on-SOI CMOS
- Agnisys to Showcase Agentic AI, Network-on-Chip, and DFT Automation Breakthroughs at DAC 2026
- BrainChip Partners with Celus to Bring Its Neuromorphic Edge AI Processor to the CELUS Design Platform