RISC-V TEE "Penglai Enclave" officially entered StarFive chip platform
Penglai Enclave will bring the safety performance of StarFive's chip platform to a higher level!
July 12, 2022 -- At present, hardware security faces many challenges. Due to the closed nature of mainstream chip manufacturers in the past, there is a lack of a main line that can accumulate security solutions in China. In order to meet the industry's requirements for security, performance and scalability, and achieve the goals of high efficiency, controllability and mass production, the Institute of Parallel and Distributed Systems (IPADS) of Shanghai Jiaotong University has open sourced a new trusted execution "Penglai Enclave" based on the RISC-V architecture.
Enclave, also known as TEE(Trusted Execution Environment), is a secure area constructed by underlying software and hardware in a computer system. Protection of code execution and digital assets. "Penglai Enclave" starts from Enclave/TEE and provides a security solution for software and hardware collaboration. As Professor Yubin Xia of Shanghai Jiaotong University IPADS said: Security is changing from "cost" to "feature", and the system security of software and hardware coordination is the key underlying supporting technology that triggers changes.
"Penglai Enclave" is currently the most advanced open source trusted execution environment based on the RISC-V platform. It can isolate multiple isolated environments in the RISC-V environment, and security-sensitive tasks can run in the isolated environment to avoid malicious programs, privileged software attacks. Compared with similar excellent systems at home and abroad, "Penglai Enclave" has an order of magnitude advantage in scalability (number of isolated environments, secure memory) and system performance, and can support high-concurrency and low-latency scenarios such as serverless computing.
The RVspace open source community (rvspace.org) has also opened a "Penglai Enclave" area, where users can view and participate in discussions in real time. According to reports, the transplantation of "Penglai" on the Saifang hardware platform has made progress in stages, and it is expected to be officially supported soon. "Penglai Enclave" will work with StarFive's chip platform to create a secure RISC-V hardware base for the industry.
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- IAR platform boosts embedded development with upgraded toolchains for Arm and RISC-V
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Andes and Arculus System Collaborate to Integrate iPROfiler™ into AndeSysC, Expanding Virtual Platform Support for RISC-V SoC Design
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
Latest News
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection