RISC-V Processor Designs Emerge
Majeed Ahmad, By EETimes (February 3, 2021)
Open source hardware based on RISC-V processor designs has a bit of drift compared to its software counterpart: The framework freezes instruction set architecture (ISA) as a durable long-term component. Here, ISA is the vocabulary that processors understand, so software is written in that vocabulary. How software is coded in that language tells the processor what to do.
Anyone can take the RISC-V ISA and design other aspects such as extensions. What’s the hardware approach has in common with open source software is that RISC-V is free of IP entanglements, and participants can share the results of their design efforts.
In short, RISC-V allows design engineers to innovate, providing them the freedom of choice.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program
- Arteris and Alibaba DAMO Academy Extend Partnership to Accelerate High-Performance RISC-V SoC Designs
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification