What’s on tap from RISC-V in 2025?
Interview with Andrea Gallo from RISC-V International.
By David Harold, Jon Peddie Research (February 24, 2025)
Andrea Gallo from RVI speaks to JPR’s David Harold about RISC-V’s future. RISC-V is moving towards further standardization with the RVA23 Profile, ensuring software compatibility while retaining flexibility. AI and HPC are key focus areas, with new matrix extensions optimizing workloads. Gallo sees hardware-software co-design as the future, reinforcing RISC-V’s customization advantage over legacy architectures.
RISC-V International is the global nonprofit organization that oversees the development, standardization, and promotion of the RISC-V instruction set architecture (ISA). It was originally established as the RISC-V Foundation in 2015 but later incorporated in Switzerland as RISC-V International in 2020 to encourage international participation and avoid geopolitical restrictions.
We met with RISC-V International Vice President of Technology Andrea Gallo to find out what to expect from RISC-V in 2025.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Andes Showcases Expanding RISC-V Ecosystem and Next-Generation “Cuzco” High-Performance CPU at RISC-V Summit North America 2025
- SiFive and IAR Collaborate to Advance the Automotive Ecosystem and Drive RISC-V Innovation in Automotive Electronics
- ISOLDE Project Demonstrates Advancements in European Open-Source RISC-V for Automotive, Space, and IoT
- Quintauris Demonstrates RISC-V Innovation in Automotive at CES
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026