Momentum Builds on RISC-V European Adoption
EU funding model needs more industrial focus.
By Pablo Valerio, EETimes | June 9, 2025
Paris – As the RISC-V Europe Summit convened in Paris, the open standard instruction set architecture (ISA) continued its march towards mainstream adoption, sparking discussions among European experts about the continent’s role, its unique strengths, and persistent challenges.
In an exclusive interview for EETimes, Teresa Cervero of the Barcelona Supercomputing Center and Stefan Wallentowitz from Munich University of Applied Sciences, members of the RISC-V Summit Europe steering committee, offered their perspectives from the heart of European academia and research, areas instrumental in fostering the early growth of RISC-V.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
Related News
- CEO interview: Globalfoundries' Tom Caulfield on the European project
- Hewlett Packard Enterprise and SiPearl Partner to Develop HPC Solutions with European Processors and Accelerate Europe's Adoption of Exascale Supercomputers
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- RISC-V Turns 15 With Fast Global Adoption
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’