The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
By Wisse Hettinga, eeNews Europe (October 14, 2024)
The initiative is well underway. The first processors have been delivered and the next generation is getting ready to be used in Europe’s second exascale computer, which is due to come online in 2026.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- European Processor Initiative partner SiPearl will provide its general purpose processor for Europe's first EuroHPC exascale supercomputer JUPITER
- proteanTecs and Akeana Announce Joint Initiative to Drive Next-Generation RISC-V Processor Performance
- Menta Selected as Sole Provider of Embedded FPGAs for European Processor Initiative
- Menta joins PROMISE Consortium under the Horizon 2020 Initiative of the European Commission
Latest News
- SkyeChip Berhad Delivers 35.0% Net Profit Growth Ahead of Main Market Debut on 20 May 2026
- Quantum eMotion and JMEM TEK Sign Consortium Agreement to Accelerate Quantum-Resilient Semiconductor SoC Development
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- BrainChip Strikes IP Licensing Deal with ASICLAND
- Arteris Technology Adopted by Li Auto for Intelligent Vehicles