The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
By Wisse Hettinga, eeNews Europe (October 14, 2024)
The initiative is well underway. The first processors have been delivered and the next generation is getting ready to be used in Europe’s second exascale computer, which is due to come online in 2026.
To read the full article, click here
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- European Processor Initiative partner SiPearl will provide its general purpose processor for Europe's first EuroHPC exascale supercomputer JUPITER
- proteanTecs and Akeana Announce Joint Initiative to Drive Next-Generation RISC-V Processor Performance
- The European Commission awards Frontgrade Gaisler funding under the Horizon Europe, Space R&I Work Programme: “COSMIC7” a development for RISC-V 7nm Microprocessor for Space Applications
- Menta Selected as Sole Provider of Embedded FPGAs for European Processor Initiative
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA