The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
By Wisse Hettinga, eeNews Europe (October 14, 2024)
The initiative is well underway. The first processors have been delivered and the next generation is getting ready to be used in Europe’s second exascale computer, which is due to come online in 2026.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- European Processor Initiative Successfully Concluded
- European Processor Initiative partner SiPearl will provide its general purpose processor for Europe's first EuroHPC exascale supercomputer JUPITER
- proteanTecs and Akeana Announce Joint Initiative to Drive Next-Generation RISC-V Processor Performance
- Menta Selected as Sole Provider of Embedded FPGAs for European Processor Initiative
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options