RISC-V Shows Ambitious Prospects in Europe
By Pablo Valerio, EETimes (July 18, 2024)
During the recent RISC-V Summit Europe, leading experts and industry representatives discussed how, amidst a complex web of funding mechanisms, research institutions and industry partnerships, Europe is positioning itself as a key player in the RISC-V ecosystem. This development signifies technological advancement and hints at a strategic shift towards greater autonomy in semiconductor technology.
At the conference, EE Times spoke with Stefan Wallentowitz, a professor at Munich University of Applied Sciences and member of the boards of FOSSi Foundation and RISC-V, and Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC)
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- The path to RISC-V growth: Why software consistency is becoming crucial
- The European Commission awards Frontgrade Gaisler funding under the Horizon Europe, Space R&I Work Programme: “COSMIC7” a development for RISC-V 7nm Microprocessor for Space Applications
- RISC-V Europe Summit 2026: Beyond Embedded Electronics
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026