There's More to The RISC-V China Story
By Junko Yoshida, EEtimes
November 22, 2018
Being a reporter is like being the guy who’s trying to bail out the ocean. I know that there is always more to the story than the copy I just filed. My recent blog about RISC-V activities in China is typical.
As soon as my piece, entitled “Why RISC-V Lags in China,” posted on EE Times’ website, I got blowback from Yungang Bao, a professor at the Institute of Computing Technology, Chinese Academy of Sciences in Beijing.
He requested that I set the record straight on three points.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- China Unyielding Ascent in RISC-V
- RISC-V Exceeding Expectations in AI, China Deployment
- StarFive and China Mobile Shanghai Research Institute Partner to Empower Industrial Equipment Smart O&M with RISC‑V 4G DTU
- Script for the Intel foundry story is unwritten
Latest News
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026