RISC-V Thrives Through Research, International Collaboration
By Pablo Valerio, EETimes (July 9, 2024)
Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a senior scientist at ETH Zürich and a prominent figure within the community. His work underscores the synergy between open-source platforms and industry stakeholders, fostering innovation and overcoming technical challenges.
During the conference, Gürkaynak described how his team could go from design to tape-out of a RISC-V processor in 60 days.
Harnessing open source for commercial success
The open-source nature of RISC-V presents unique advantages for commercial entities. “Tool providers like Synopsys, Rambus, and Micron have been leveraging our open-source repositories for training, benchmarking, and showcasing their technologies,” Gürkaynak said. This eliminates legal hurdles associated with proprietary systems.
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Inside Cyient Semiconductors Bet on RISC-V for Custom Silicon
- China Unyielding Ascent in RISC-V
Latest News
- Year-to-Date Global Semiconductor Sales Top $1 Trillion Through August
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- Skyechip Joins Rapidus Core Ecosystem, Bringing Advanced Silicon IP For AI and HPC to Japan's 2nm Platform
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors