Reed Solomon Encoder and Decoder FEC IP Core From Global IP Core
December 20, 2023 - Global IP Core Sales - The Reed Solomon Encoder is fed with an input message of K information symbols, the Encoder appends 2T parity symbols to the input message in order to form the encoded codeword. The Reed Solomon Decoder receives an (N=K+2T) codeword, and it can locate and correct up to 8 possible symbol errors or up to 14 erasures. Both of the Encoder and the Decoder support any input timing pattern, in case of the Encoder; the output timing pattern will be the same as the input. In case of the Decoder; the output timing pattern is fully controlled in order to support any desired pattern by the user. The Reed Solomon Decoder keeps track of corrected errors. Input codewords with more than 8 errors are regarded as uncorrectable, and are flagged. The Implementation of Reed Solomon IP Core targets very low latency, high speed, and low gate count with a simple interface for easy integration on SoC applications.
Features include:
- High performance Reed Solomon IP Core (Encoder and Decoder)
- Supports error and erasure decoding
- Parameterized codeword length
- Code generator polynomial: (x + λ0)(x + λ1)(x + λ2) . . . (x + λ15)
- Field generator polynomial: x8 + x4 + x3 + x2 + 1
- The core supports any input or output timing pattern
IP Deliverables:
- Synthesizable Verilog
- System Model (Matlab) and documentation
- Verilog Testbenches
- Documentation
- FPGA testing environment
The Reed Solomon IP Core is coded in Verilog-2001. No third-party Intellectual properties are contained in this product.
Please contact us for a Product Brief (PB) at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
Related Semiconductor IP
- Reed Solomon Encoder and Decoder
- Reed Solomon II Intel® FPGA IP Core
- Reed Solomon
- Reed Solomon
- 800 Gigabit Ethernet MAC + PCS
Related News
- DVB-S2X Wideband LDPC/ BCH Decoder IP Core Available For Integration From Global IP Core
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- Creonic Releases Updated SDA OCT IP Core Supporting OCT 4.0 and Enhanced Synchronization
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options