Racyics extends its Silicon Proven ABB IP Portfolio
Dresden, Germany − February 25, 2019 − Clock generation is an essential part of every SoC. That’s why Racyics extends its silicon proven, fully Adaptive Body Bias enabled IP offering by adding
- an Ultra-Low-Voltage fast lock-in ADPLL enabled for ABB and DVFS; supply voltage from 0.4V to 0.8V with up to 1 GHz and power consumption as low as 100 µW at 100 MHz; 0.5V operation.
- a 10 MHz, 5µW Ultra-Low-Power ADFLL Clock generator with flexible reference input clock from 32kHz to 1 MHz; suitable for Racyics’ Adaptive Body Bias solution .
Related Semiconductor IP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- 2.4GHz ISM Band ADPLL
- Ultra-low-power 60 GHz radar-on-chip
- Ultra-Low Power Fractional-N digital PLL for IoT Applications in 40nm CMOS
- 3GHz SSCG PLL on TSMC 22nm
Related News
- GLOBALFOUNDRIES and Dolphin Integration to Deliver Differentiated FD-SOI Adaptive Body Bias Solutions for 5G, IoT and Automotive Applications
- GLOBALFOUNDRIES Accelerating Innovation in IoT and Wearables with Adaptive Body Bias Feature on 22FDX Platform
- Cadence Successfully Tapes Out Tensilica SoC on GLOBALFOUNDRIES 22FDX Platform Using Adaptive Body Bias Feature
- Racyics wins new automotive customer for its GF 22FDX Adaptive-Body-Biasing solution
Latest News
- proteanTecs and GUC Expand Collaboration to Provide Lifecycle Health and Performance Monitoring for Custom SoCs
- Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
- IPrium releases PCM/FM Demodulator for Aerospace Telemetry
- Nanoveu Gets First 16nm ECS-DoT Silicon from TSMC
- GUC Announces 2nm 16 Gbps HBM4E IP