Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
Andover, MA, May 30, 2011 — Paradigm Works, a world-class leader in ASIC and FPGA software and development services, today announced that its VerificationWorks™ verification productivity software suite is UVM 1.0 compliant. Paradigm Works is pleased to support and contribute to Accellera's recent approval of version 1.0 of its Universal Verification Methodology (UVM) standard.
The VerificationWorks™ suite enables rapid project rampup by generating a project environment that is ready-to-go out of the box, complete with directory trees, run software templates, automation for register testing, scoreboard software, a verification IP library, and a convenient interface for viewing regression test results.
VerificationWorks™ is a platform for a complete verification solution and is architected to be simulator independent while supporting industry standard methodologies such as UVM, VMM, and OVM. It can be easily customized to support any reuse methodology adopted by the user.
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- ParadigmWorks Releases VerificationWorks for UVM, Enabling Faster Verification Project Rampup
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Releases UVM 1.x VerificationWorks
- Paradigm Works Announces SystemVerilog FrameWorks Template Generator Support for UVM
Latest News
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices
- GUC Monthly Sales Report – June 2026
- Ceva Wins Landmark AI Licensing Deal with Major U.S. Software and AI Platform Company
- UMC Reports Sales for June 2026
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications