Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
Andover, MA, May 30, 2011 — Paradigm Works, a world-class leader in ASIC and FPGA software and development services, today announced that its VerificationWorks™ verification productivity software suite is UVM 1.0 compliant. Paradigm Works is pleased to support and contribute to Accellera's recent approval of version 1.0 of its Universal Verification Methodology (UVM) standard.
The VerificationWorks™ suite enables rapid project rampup by generating a project environment that is ready-to-go out of the box, complete with directory trees, run software templates, automation for register testing, scoreboard software, a verification IP library, and a convenient interface for viewing regression test results.
VerificationWorks™ is a platform for a complete verification solution and is architected to be simulator independent while supporting industry standard methodologies such as UVM, VMM, and OVM. It can be easily customized to support any reuse methodology adopted by the user.
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- ParadigmWorks Releases VerificationWorks for UVM, Enabling Faster Verification Project Rampup
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Releases UVM 1.x VerificationWorks
- Paradigm Works Announces SystemVerilog FrameWorks Template Generator Support for UVM
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder