Paradigm Works Releases RegWorks Spec2Reg as Free, Open Source Software
Andover, MA, November 17, 2009 — Paradigm Works, Inc., a world-class leader in ASIC and FPGA software and development services, today announced that it has released its RegWorks™ Spec2Reg tool as Free Open Source Software (FOSS) for the chip development community. Spec2Reg provides development teams a fully automated path for taking register definitions from design specification to verification implementation.
The current release of RegWorks Spec2Reg includes predefined templates that enable project teams to translate their Microsoft Word based register definitions to Synopsys' Register Abstraction Layer Format(RALF). The RALF file can then be used to auto-generate requisite SystemVerilog classes for the defined register set.
In addition to the RALF-enabled templates provided with Spec2Reg, Paradigm Works has made the tool fully flexible such that it can output any desired register file format. Development teams can leverage this flexibility by creating Microsoft Word based templates for their project's specific register file output format.
Feel free to contact us or download RegWorks Spec2Reg to understand why other industry-leading companies are using Spec2Reg on their chip development projects. The datasheet is available for circulation to your project team.
Related Semiconductor IP
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
Related News
- State-of-the-art Analog Virtual Component proves the Silicon IP paradigm works <!-- dolphin integration -->
- Mentor Graphics Selects Paradigm Works to Aid Development Verification Component Toolkits it will deliver with its Inventra Intellectual Property
- Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
- Paradigm Works Distributes ReleaseWorks As Free, Open Source Software
Latest News
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B
- Aion Silicon Named Design Solution Associate in New Rapidus CORE Ecosystem for 2nm Semiconductors
- Arteris Wins Funding to Expand Hardware Design Supply Chain Security Assurance for the Trusted and Assured Microelectronics Program
- UMC Reports Sales for September 2026
- LUBIS EDA Launches FormalOS: Infrastructure for Systematic, Scalable Formal Verification