France's CNRS offers nano-memory IP
Peter Clarke, EETimes
10/19/2010 7:40 AM EDT
The barriers and potential for the voltage- and density-scaling of established memory devices – including DRAM, SRAM, Flash and phase-change memory – beyond the 22-nm node is one of hot topics for current memory R&D.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions
- University of Saskatchewan Selects QuickLogic eFPGA Hard IP for StarRISC MCU
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices