France's CNRS offers nano-memory IP
Peter Clarke, EETimes
10/19/2010 7:40 AM EDT
The barriers and potential for the voltage- and density-scaling of established memory devices – including DRAM, SRAM, Flash and phase-change memory – beyond the 22-nm node is one of hot topics for current memory R&D.
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- LPDDR6 Has Arrived ! Innosilicon Technology Delivers LPDDR6 Subsystem IP to Leading Clients
- TES offers PKCS IP Core for System-on-Chip (SoC) Designs
- Q4 2025 RF Front-End IP: Stable Leaders, China Accelerates, Lansus Enters Top Five, Filters Dominate
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder