France's CNRS offers nano-memory IP
Peter Clarke, EETimes
10/19/2010 7:40 AM EDT
The barriers and potential for the voltage- and density-scaling of established memory devices – including DRAM, SRAM, Flash and phase-change memory – beyond the 22-nm node is one of hot topics for current memory R&D.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
Latest News
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility