CriticalBlue and Toshiba Collaborate on Multicore Software Development Environment
CriticalBlue Delivers Key Elements of the Software Development Ecosystem for Toshiba’s Venezia Multicore Platform
San Jose, CA - September 26, 2008 -- CriticalBlue, leader in accelerated embedded software solutions, has partnered with Toshiba to customize elements of CriticalBlue’s multicore technology for use by developers targeting the Venezia platform. The first phase of the program has already been completed and is in use internally today. A second phase has been defined and is under development. The complete Venezia ecosystem, once completed, will be used internally and by Toshiba’s customers.
“The multicore and multithreaded nature of the Venezia platform introduces a number of new challenges for software developers,” commented Dr. Toru Furuyama, Ph.D., General Manager, Center For Semiconductor R&D, Semiconductor Company, Toshiba Corporation. “CriticalBlue’s unique technology is already addressing tough programming challenges and accelerating the performance and delivery of scalable, thread safe software for our platforms.”
Toshiba’s Venezia is a new, scalable, low power multicore platform targeted at mobile multimedia applications. The underlying hardware architecture contains a variable number of Media Processing Engines (MPEs). Each MPE contains a MeP, Toshiba’s original RISC processor core, with an optional VLIW coprocessor optimized for multimedia acceleration. On the software side, a lightweight kernel on multiple MPEs is provided. Software applications are designed to scale and load balance across the available processing elements, providing unprecedented power efficiency.
The Venezia software ecosystem combines a number of CriticalBlue’s analysis, guidance and implementation capabilities such that developers can truly understand the relationships between their multithreaded software and how it executes on the underlying multicore architecture. Combined with Toshiba’s compiler tool chain, the Venezia ecosystem delivers shorter development times along with more optimal software implementation and hardware execution.
”The CriticalBlue multicore development group has built an excellent working relationship with the Toshiba team in developing solutions for the Venezia ecosystem,” commented David Stewart, CEO, CriticalBlue. “Our multicore software/hardware expertise and technology strongly complement the approach and perspective of the Toshiba designers.”
About CriticalBlue
CriticalBlue is a pioneer of flexible, automated system design solutions that meet the increasing performance, power, and cost demands of delivering advanced electronic products within today’s demanding design schedules. The increasing use of complex, multicore processor architectures has accelerated demand for CriticalBlue’s technology and expertise throughout all electronic industry sectors. Headquartered in Edinburgh, Scotland, with offices in San Jose, California, and Tokyo, Japan, CriticalBlue currently employs 25 people. The company is funded by European, Silicon Valley, and Japanese venture capitalists and corporate investors.
Related Semiconductor IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
Related News
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Siemens simplifies development of AI accelerators for advanced system-on-chip designs with Catapult AI NN
- SiliconAuto adopts Siemens' PAVE360 to accelerate pre-silicon ADAS SoC development
- Andes Technology Announces AndeSight™ IDE v5.4 to Streamline AI and Embedded Software Development on RISC-V
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B