Prism Announces Mindspeed Technologies to License Interconnect IP
SANTA CLARA, CA -- April 21, 2009
-- Prism Circuits, Inc., The Interconnect IP Company, today announced that Mindspeed Technologies, Inc. has licensed Prism's multi-protocol SerDes (Serial/Deserializer) and DDR3/2 PHY solutions for its ASICs. Prism's IP provides Mindspeed with a high-performance and low-power interconnect solution for implementation on TSMC's 40G process technology.
"The SerDes requirements for our ASICs are demanding and cover many protocols," said Anil Mankar, Mindspeed's Senior Vice President of VLSI Engineering. "Prism's DDR3/2 PHY and multi-protocol SerDes are top in class. They give us a flexible IP solution that simplifies the design process without compromising performance, power or silicon die area."
Prism's multi-protocol SerDes solution is a macro that leverages a scalable silicon proven architecture that offers datarates from 1.25 Gbps to 10.3125 Gbps. The protocols include, but are not limited to, SGMII, SRIO, PCI Express, USB 3.0, XAUI, SATA and 10G KR.
Prism's DDR3/2 Combo PHY solution is available in both wirebond and flipchip configurations. Offering a choice of 1.8V or 2.5V IO FETs, the DFI Compliant DDR PHYs support datarates up to 2133Mbps.
"Our customers are faced with design challenges that call for both high performance and low power in order to meet their application requirements," said Sundari Mitra, Prism's CEO. "Mindspeed is renowned for its cutting-edge chip designs, and we are pleased to provide our innovative Interconnect IP for its chip designs."
Prism's SerDes and DDR3/2 solutions are available for licensing in 65nm and 45nm processes at Fujitsu and TSMC. Availability at other process nodes and foundries will be announced shortly.
About Prism Circuits, Inc.
Prism Circuits, a privately held company, is a leading supplier of high quality parallel and serial interconnect IP. Prism's silicon proven portfolio includes DDR3/2 Combo PHYs as well as SerDes IP that support datarates from SGMII (1.25Gbps) to 10G KR. These also include XAUI (3.125Gbps and 6.25Gbps), USB 3.0 (5Gbps), PCI Express Gen1 (2.5Gbps) and Gen2 (5.0Gbps), SATA I, II, and III. For more information please see http://www.prismcircuits.com
Related Semiconductor IP
- SerDes
- 1.25G - 12.5G SERDES
- Multiprotocol SerDes PMA
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related News
- MosChip Announces Multi-Protocol Long Range 8G SerDes PHY in 28nm
- 16G Multiprotocol Serdes IP Core with different Interface protocols for your High-Speed interconnect requirements in 28HPC+ process technology is available for immediate licensing
- MIPI Alliance and Automotive SerDes Alliance Enter Liaison Agreement to Enable Native MIPI CSI-2 Implementation with ASA-ML PHY
- Comcores and Extoll successfully completed the interoperability test of Comcores JESD204C IP core and Extoll SerDes PHY
Latest News
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms
- SEALSQ and GlobalFoundries Partner to Accelerate Post-Quantum Cryptography and Quantum Computing Technologies
- Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
- SambaNova Completes First Close of $1B Financing at $11B Valuation