Cadence Announces First Commercially Available Design IP and Verification IP for Mobile PCI Express
First-of-Their-Kind IP Products Speed Development of Next-Generation Mobile Devices, Combining PC-Class Performance with Extended Battery Life
SAN JOSE, Calif. -- Mar 8, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today introduced the first commercially available design IP (IP) and verification IP (VIP) supporting the new Mobile PCI Express® (M-PCIeâ¢) specification, which enables todayâs leading innovators to develop products with both PC-class performance and extended battery life.
âM-PCIe helps boost mobile device performance by delivering best-in-class, highly scalable I/O functionality, enabling the migration of business apps to smartphones and tablets as they take on the role of primary computing devices,â said Al Yanes, chairman and president, PCI-SIG. âWe are delighted that Cadence is enabling SoC developers to rapidly adopt M-PCIe by delivering IP and VIP products supporting this standard.â
The new Cadence® M-PCIe IP and VIP solution enables the PCI Express architecture to operate over the MIPI® M-PHY® physical layer technology, extending the benefits of the PCIe® I/O standard to low-power mobile devices including thin laptops, tablets and smartphones. Teaming the benefits of the PCI Express standard with the leading mobile physical interface (M-PHY) is expected to enable greater innovation in mobile devices as technology developed for the wired world is migrated to mobile platforms.
âMobile PCI Express is foundational to developing the next generation of mobile devices,â said Martin Lund, senior vice president, SoC Realization Group, Cadence. âBy providing the IP and VIP supporting the newly minted specifications, customers can now get their cool, new products to market much faster.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Low-Speed Ethernet SerDes
- IP for Automotive Applications
- Endpoint for Gen1 PCI Express
- Multiprotocol 10G PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 10G PHY for PCIe 3.0, TSMC N5 X1, North/South (vertical) poly orientation
Related News
- Mobiveil, Inc. and M31 Technology Announce A Compliant PCI Express PHY and Controller Solution
- Truechip announces first customer shipment of PCI Express Gen3 Comprehensive Verification IP (CVIP)
- Mobiveil Teams With Semtech to Provide SoC Designers a Verified PCI Express(R) 3.0 Controller and PCI Express 3.0 PHY IP Solution
- Cadence Achieves First PCI Express 2.0 and PCI Express 3.0 Compliance for TSMC 16nm FinFET Plus Process
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board